5.0 A Throttle Control H-Bridge

The 33926 is a SMARTMOS monolithic H-Bridge Power IC designed primarily for automotive electronic throttle control, but is applicable to any low-voltage DC servo motor control application within the current and voltage limits stated in this specification.

The 33926 is able to control inductive loads with currents up to 5.0 A peak. RMS current capability is subject to the degree of heatsinking provided to the device package. Internal peak-current limiting (regulation) is activated at load currents above 6.5 A ± 1.5 A. Output loads can be pulse width modulated (PWM'ed) at frequencies up to 20 kHz. A load current feedback feature provides a proportional (0.24% of the load current) current output suitable for monitoring by a microcontroller's A/D input. A Status Flag output reports undervoltage, overcurrent, and overtemperature fault conditions.

Two independent inputs provide polarity control of two half-bridge totem-pole outputs. Two independent disable inputs are provided to force the H-Bridge outputs to tri-state (high-impedance off state). An inverted input changes the IN1 and IN2 inputs to LOW = true logic.

Features

- 5.0 to 28 V continuous operation (transient operation from 5.0 to 40 V)
- 225 m Ω maximum R_{DS(on)} at 150 °C (each H-Bridge MOSFET)
- 3.0 V and 5.0 V TTL / CMOS logic compatible inputs
- Overcurrent limiting (Regulation) via an internal constant-off-time PWM
- Output short-circuit protection (short to V_{PWR} or ground)
- · Temperature dependent current limit threshold reduction
- All Inputs have an internal source/sink to define the default (floating input) states
- Sleep mode with current draw < 50 μA (with inputs floating or set to match default logic states)

33926

AUTOMOTIVE THROTTLE H-BRIDGE ACTUATOR/ MOTOR EXCITER



Bottom View

PNB SUFFIX (Pb-FREE) 98ARL10579D 32-PIN POFN

Applications

- Electronic Throttle Control (ETC)
- Exhaust Gas Recirculation (EGR)
- · Turbo Flap Control
- · Industrial and Medical pumps and motor control




Figure 1. 33926 Simplified Application Diagram

ORDERABLE PARTS

This section describes the part numbers available to be purchased along with their differences. Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to http://www.freescale.com and perform a part number search for the following device numbers.

Table 1. Orderable Part Variations

| Part Number | Notes | Temperature (T _A) | Package |
|-------------|-------|-------------------------------|---------|
| MC33926PNB | (1) | -40 to 125 °C | 32 PQFN |

Notes

1. To order parts in Tape & Reel, add the R2 suffix to the part number.

INTERNAL BLOCK DIAGRAM




Figure 2. 33926 Simplified Internal Block Diagram

PIN CONNECTIONS




Figure 3. 33926 Pin Connections

A functional description of each pin can be found in the Functional Description section beginning on page 13.

Table 2. 33926 Pin Definitions

| Pin | Pin Name | Pin Function | Formal Name | Definition |
|----------------------|----------|------------------|--------------------------|---|
| 1 | IN2 | Logic Input | Input 2 | Logic input control of OUT2; e.g., when IN2 is logic HIGH, OUT2 is set to $V_{PWR},$ and when IN2 is logic LOW, OUT2 is set to PGND. (Schmitt trigger input with $\sim\!80~\mu\text{A}$ source so default condition = OUT2 HIGH.) |
| 2 | IN1 | Logic Input | Input 1 | Logic input control of OUT1; e.g., when IN1 is logic HIGH, OUT1 is set to $V_{PWR},$ and when IN1 is logic LOW, OUT1 is set to PGND. (Schmitt trigger Input with $\sim\!80~\mu\text{A}$ source so default condition = OUT1 HIGH.) |
| 3 | SLEW | Logic Input | Slew Rate | Logic input to select fast or slow slew rate. (Schmitt trigger input with ~80 μA sink so default condition = slow.) |
| 4, 6, 11, 31 | VPWR | Power Input | Positive Power Supply | These pins must be connected together physically as close as possible and directly soldered down to a wide, thick, low resistance supply plane on the PCB. |
| 5, Exposed Pad | AGND | Analog Ground | Analog Signal Ground | The low current analog signal ground must be connected to PGND via low impedance path (<<10 m Ω , 0 Hz to 20 kHz). Exposed copper pad is also the main heatsinking path for the device. |
| 7 | INV | Logic Input | Input Invert | Sets IN1 and IN2 to logic LOW = TRUE. (Schmitt trigger input with ~80 μ A sink so default condition = non-inverted.) |
| 8 | FB | Analog Output | Feedback | Load current feedback output provides ground referenced 0.24% of H-Bridge high-side output current. (Tie pin to GND through a resistor if not used.) |
| 9, 17, 25 | NC | | No Connect | No internal connection is made to this pin. |
| 10 | EN | Logic Input | Enable Input | When EN is logic HIGH, the device is operational. When EN is logic LOW, the device is placed in Sleep mode. (logic input with ~80 μA sink so default condition = Sleep mode.) |

Table 2. 33926 Pin Definitions (continued)

| Pin | Pin Name | Pin Function | Formal Name | Definition |
|-------------------|----------|---------------------------------|----------------------------------|---|
| 12, 13, 14, 15 | OUT1 | Power Output | H-Bridge Output 1 | Source of high-side MOSFET1 and drain of low-side MOSFET1. |
| 16 | D2 | Logic Input | Disable Input 2 (Active Low) | When $\overline{D2}$ is logic LOW, both OUT1 and OUT2 are tri-stated. (Schmitt trigger input with ~80 μ A sink so default condition = disabled.) |
| 18-20, 22-24 | PGND | Power Ground | Power Ground | High-current power ground pins must be connected together physically as close as possible and directly soldered down to a wide, thick, low resistance ground plane on the PCB. |
| 21 | SF | Logic Output - Open Drain | Status Flag (Active Low) | Open drain active LOW status flag output (requires an external pull-up resistor to V_{DD} . Maximum permissible load current < 0.5 mA. Maximum V_{CESAT} < 0.4 V at 0.3 mA. Maximum permissible pull-up voltage < 7.0 V.) |
| 26 | D1 | Logic Input | Disable Input 1 (Active High) | When D1 is logic HIGH, both OUT1 and OUT2 are tri-stated. Schmitt trigger input with ~80 μ A source so default condition = disabled. |
| 27, 28, 29, 30 | OUT2 | Power Output | H-Bridge Output 2 | Source of high-side MOSFET2 and drain of low-side MOSFET2. |
| 32 | CCP | Analog Output | Charge Pump Capacitor | External reservoir capacitor connection for internal charge pump; connected to VPWR. Allowable values are 30 to 100 $\eta F.$ Note: This capacitor is required for the proper performance of the device. |

ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS

Table 3. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device. These parameters are not production tested.

| Symbol | Ratings | Value | Unit | Notes |
|------------------------|--|--------------------------|------|-------|
| ELECTRICAL RAT | NGS | | | |
| | Power Supply Voltage | | V | (1) |
| $V_{PWR(SS)}$ | Normal Operation (Steady-state) | -0.3 to 28 | | |
| V _{PWR(T)} | Transient Overvoltage | -0.3 to 40 | | |
| V _{IN} | Logic Input Voltage | -0.3 to 7.0 | V | (2) |
| V _{SF} | SF Output | -0.3 to 7.0 | V | (3) |
| I _{OUT(CONT)} | Continuous Output Current | 5.0 | Α | (4) |
| V _{ESD1} | ESD Voltage Human Body Model Machine Model Charge Device Model Corner Pins (1,9,17,25) | ±2000 ±200 | V | (5) |
| V _{ESD2} | All Other Pins | ±750 ±500 | | |
| THERMAL RATING | s | <u>.</u> | • | 1 |
| T _{STG} | Storage Temperature | -65 to 150 | °C | |
| T _A | Operating Temperature Ambient Junction | -40 to 125 -40 to 150 | °C | (6) |

- 1. Device will survive repetitive transient overvoltage conditions for durations not to exceed 500 ms at duty cycle not to exceed 10%. External protection is required to prevent device damage in case of a reverse battery condition.
- 2. Exceeding the maximum input voltage on IN1, IN2, EN, INV, SLEW, D1, or $\overline{D2}$ may cause a malfunction or permanent damage to the device.
- 3. Exceeding the pull-up resistor voltage on the open drain SF pin may cause permanent damage to the device.
- 4. Continuous output current capability is dependent on sufficient package heatsinking to keep junction temperature ≤150 °C.
- 5. ESD1 testing is performed in accordance with the Human Body Model (C_{ZAP} = 100 pF, R_{ZAP} = 1500 Ω), ESD2 testing is performed in accordance with the Machine Model (C_{ZAP} = 200 pF, R_{ZAP} = 0 Ω), and the Charge Device Model (CDM), Robotic (C_{ZAP} = 4.0 pF).
- 6. The limiting factor is junction temperature, taking into account the power dissipation, thermal resistance, and heat sinking provided. Brief non-repetitive excursions of junction temperature above 150 °C can be tolerated provided the duration does not exceed 30 seconds maximum. (Non-repetitive events are defined as not occurring more than once in 24 hours.)

Table 3. Maximum Ratings (continued)

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device. These parameters are not production tested.

| Symbol | Ratings | Value | Unit | Notes |
|-------------------|---|-------|------|---------|
| T _{PPRT} | Peak Package Reflow Temperature During Reflow | 250 | °C | (7) (8) |
| $R_{	heta JC}$ | Approximate Junction-to-Case Thermal Resistance | <1.0 | °C/W | (9) |

- 7. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 8. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C for Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL),
- 9. Exposed heatsink pad plus the power and ground pins comprise the main heat conduction paths. The actual R_{θJB} (junction-to-PC board) values will vary depending on solder thickness and composition and copper trace thickness and area. Maximum current at maximum die temperature represents ~16 W of conduction loss heating in the diagonal pair of output MOSFETs. Therefore, the R_{θJA} must be <5.0 °C/W for maximum current at 70 °C ambient. Module thermal design must be planned accordingly.</p>

STATIC ELECTRICAL CHARACTERISTICS

Table 4. Static Electrical Characteristics

Characteristics noted under conditions 5.0 V \leq V_{PWR} \leq 28 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Symbol | Characteristic | | Тур | Max | Unit | Notes |
|--|---|------------------|---------------|-----------------|--------------|-----------|
| POWER INPUTS (| VPWR) | | | | II. | |
| V _{PWR(SS)} V _{PWR(T)} | Operating Voltage Range Steady-state Transient (t < 500 ms) | 5.0 – | - - | 28 40 | V | (10) (11) |
| I _{PWR(SLEEP)} | Sleep State Supply Current EN, $\overline{D2}$, INV, SLEW = Logic [0], IN1, IN2, D1 = Logic [1], and I_{OUT} = 0 A | ı | - | 50 | μА | (12) |
| I _{PWR(STANDBY)} | Standby Supply Current (Part Enabled) $I_{OUT} = 0 \text{ A, V}_{EN} = 5.0 \text{ V}$ | - | _ | 20 | mA | |
| Vuvlo(active) Vuvlo(inactive) Vuvlo(hys) | Undervoltage Lockout Thresholds VPWR(FALLING) VPWR(RISING) Hysteresis | 4.15 - 150 | - - 200 | - 5.0 350 | V V mV | |
| CHARGE PUMP | | | | | | |
| V _{CP} -V _{PWR} | Charge Pump Voltage (CP Capacitor = 33 nF) $V_{PWR} = 5.0 \text{ V}$ $V_{PWR} = 28 \text{ V}$ | 3.5 - | - - | - 12 | ٧ | |
| CONTROL INPUT | s | | | | | |
| V _I | Operating Input Voltage (EN, IN1, IN2, D1, D2, INV, SLEW) | - | - | 5.5 | V | |
| V _{IH} V _{IL} V _{HYS} | Input Voltage (IN1, IN2, D1, \overline{D2}, INV, SLEW) Logic Threshold HIGH Logic Threshold LOW Hysteresis | 2.0 - 250 | - - 400 | _ 1.0 _ | V V mV | (13) |
| V _{TH} | Input Voltage (EN) Threshold | 1.0 | - | 2.0 | V | |
| I _{IN} | Logic Input Currents, VPWR = 5.0 V Inputs EN, D2, INV, SLEW (internal pull-downs), V _{IH} = 5.0 V Inputs IN1, IN2, D1 (internal pull-ups), VIL = 0 V | 20 -200 | 80 -80 | 200 -20 | μА | |

- 10. Device specifications are characterized over the range of 8.0 V \leq V_{PWR} \leq 28 V. Continuous operation above 28 V may degrade device reliability. Device is operational down to 5.0 V, but below 8.0 V the output resistance may increase by 50 percent.
- 11. Device will survive the transient overvoltage indicated for a maximum duration of 500 ms. Transient not to be repeated more than once every 10 seconds.
- 12. $I_{PWR(SLEEP)}$ is with Sleep mode activated and EN, $\overline{D2}$, INV, SLEW = logic [0], and IN1, IN2, D1 = logic [1] or with these inputs left floating.
- 13. SLEW input voltage hysteresis is guaranteed by design.

Table 4. Static Electrical Characteristics (continued)

Characteristics noted under conditions 5.0 V \leq V_{PWR} \leq 28 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Symbol | Characteristic | | Тур | Max | Unit | Notes | | | | |
|--------------------------------------|--|----------|---------------|-----------------|------|-------|--|--|--|--|
| POWER OUTPUT | OWER OUTPUTS OUT1, OUT2 | | | | | | | | | |
| R _{DS(ON)} | Output-ON Resistance, I_{LOAD} = 3.0 A V_{PWR} = 8.0 V, T_J = 25 °C V_{PWR} = 8.0 V, T_J = 150 °C V_{PWR} = 5.0 V, T_J = 150 °C | | 120 - - | – 225 325 | mΩ | (15) | | | | |
| I _{LIM} | Output Current Regulation Threshold $T_J < T_{FB}$ $T_J \ge T_{FB}$ (Fold back Region - see Figure 9 and Figure 11) | 5.2 - | 6.5 4.2 | 8.0 — | А | (14) | | | | |
| I _{SCH} | High-side Short-circuit Detection Threshold (Short-circuit to GND) | 11 | 13 | 16 | А | (14) | | | | |
| I _{SCL} | Low-side Short-circuit Detection Threshold (Short-circuit to VPWR) | 9.0 | 11 | 14 | А | (14) | | | | |
| IOUTLEAK | Output Leakage Current, Outputs off, V _{PWR} = 28 V V _{OUT} = V _{PWR} V _{OUT} = Ground | - -60 | _ _ | 100 - | μА | (16) | | | | |
| V _F | Output MOSFET Body Diode Forward Voltage Drop I _{OUT} = 3.0 A | _ | _ | 2.0 | V | | | | | |
| T _{LIM} T _{HYS} | Overtemperature Shutdown Thermal Limit at T_J Hysteresis at T_J | 175 - | _ 12 | 200 - | °C | (14) | | | | |
| T _{FB} | Current Foldback at T _J ⁽¹⁴⁾ | 165 | - | 185 | °C | | | | | |
| T _{SEP} | Current Foldback to Thermal Shutdown Separation (14) | 10 | - | 15 | °C | | | | | |

HIGH-SIDE CURRENT SENSE FEEDBACK

| | Feedback Current (pin FB sourcing current) (17) | | | | | |
|-----------------|---|-------|-------|-------|----|--|
| | I _{OUT} = 0 mA | 0.0 | _ | 50 | μА | |
| | I _{OUT} = 300 mA | 0.0 | 270 | 750 | μΑ | |
| I _{FB} | I _{OUT} = 500 mA | 0.35 | 0.775 | 1.56 | mA | |
| | I _{OUT} = 1.5 A | 2.86 | 3.57 | 4.28 | mA | |
| | I _{OUT} = 3.0 A | 5.71 | 7.14 | 8.57 | mA | |
| | I _{OUT} = 6.0 A | 11.43 | 14.29 | 17.15 | mA | |

STATUS FLAG (18)

| ISFLEAK | Status Flag Leakage Current VSF = 5.0 V | - | _ | 5.0 | μΑ | (19) |
|---------------------|---|---|---|-----|----|------|
| V SF LOW | Status Flag SET Voltage ISF = 300 µA | - | _ | 0.4 | V | (20) |

Notes

- 14. This parameter is guaranteed by design.
- 15. Output-ON resistance as measured from output to VPWR and from output to GND.
- Outputs switched OFF via D1 or D2.
- 17. Accuracy is better than 20% from 0.5 to 6.0 A. Recommended terminating resistor value: R_{FB} = 270 Ω .
- 18. Status Flag output is an open drain output requiring a pull-up resistor to logic V_{DD} .
- 19. Status Flag Leakage Current is measured with Status Flag HIGH and not SET.
- 20. Status Flag Set Voltage measured with Status Flag LOW and SET with $I_{\overline{FS}}$ = 300 μ A. Maximum allowable sink current from this pin is < $|500 \mu A|$. Maximum allowable pull-up voltage < 7.0 V.

33926

DYNAMIC ELECTRICAL CHARACTERISTICS

Table 5. Dynamic Electrical Characteristics

Characteristics noted under conditions 5.0 V \leq V_{PWR} \leq 28 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Symbol | Characteristic | Min | Тур | Max | Unit | Notes |
|---------------------------------|---|------------|------|-------------|------|-----------|
| IMING CHARA | CTERISTICS | | • | | • | • |
| f _{PWM} | PWM Frequency | - | _ | 20 | kHz | (21) |
| f _{MAX} | Maximum Switching Frequency During Current Limit Regulation | _ | _ | 20 | kHz | (22) |
| t _{DON} | Output ON Delay V _{PWR} = 14 V | _ | _ | 18 | μS | (23) |
| t _{DOFF} | Output OFF Delay V _{PWR} = 14 V | _ | _ | 12 | μS | (23) |
| t _A | I _{LIM} Output Constant-OFF Time | 15 | 20.5 | 32 | μS | (24) |
| t _B | I _{LIM} Blanking Time | 12 | 16.5 | 27 | μS | (25) |
| t _{DDISABLE} | Disable Delay Time | - | _ | 8.0 | μS | (26) |
| t _F , t _R | Output Rise and Fall Time SLEW = SLOW SLEW = FAST | 1.5 0.2 | 3.0 | 6.0 1.45 | μs | (27) |
| t _{FAULT} | Short-circuit/Overtemperature Turn-OFF (Latch-OFF) Time | - | _ | 8.0 | μS | (28) (29) |
| t _{POD} | Power-ON Delay Time | - | 1.0 | 5.0 | ms | (29) |
| t _{RR} | Output MOSFET Body Diode Reverse Recovery Time | 75 | 100 | 150 | ns | (29) |
| f _{CP} | Charge Pump Operating Frequency | _ | 7.0 | - | MHz | (29) |

- 21. The maximum PWM frequency is obtained when the device is set to Fast Slew Rate via the SLEW pin. PWM-ing when SLEW is set to SLOW should be limited to frequencies < 11 kHz in order to allow the internal high-side driver circuitry time to fully enhance the high-side MOSFETs.</p>
- 22. The internal current limit circuitry produces a constant-OFF-time Pulse Width Modulation of the output current. The output load's inductance, capacitance, and resistance characteristics affect the total switching period (OFF-time + ON-time), and thus the PWM frequency during current limit.
- 23. Output Delay is the time duration from 1.5 V on the IN1 or IN2 input signal to the 20% or 80% point (dependent on the transition direction) of the OUT1 or OUT2 signal. If the output is transitioning HIGH-to-LOW, the delay is from 1.5 V on the input signal to the 80% point of the output response signal. If the output is transitioning LOW-to-HIGH, the delay is from 1.5 V on the input signal to the 20% point of the output response signal. See Figure 4, page 11.
- 24. The time during which the internal constant-OFF time PWM current regulation circuit has tri-stated the output bridge.
- 25. The time during which the current regulation threshold is ignored so that the short-circuit detection threshold comparators may have time to act
- 26. Disable Delay Time measurement is defined in Figure 5, page 11.
- 27. Rise Time is from the 10% to the 90% level and Fall Time is from the 90% to the 10% level of the output signal with V_{PWR} = 14 V, R_{LOAD} = 3.0 ohm. See Figure 6, page 11.
- 28. Load currents ramping up to the current regulation threshold become limited at the I_{LIM} value (see Figure 7). The short-circuit currents possess a di/dt that ramps up to the I_{SCH} or I_{SCL} threshold during the I_{LIM} blanking time, registering as a short-circuit event detection and causing the shutdown circuitry to force the output into an immediate tri-state latch-OFF (see Figure 8). Operation in Current Limit mode may cause junction temperatures to rise. Junction temperatures above ~160°C will cause the output current limit threshold to "fold back", or decrease, until ~175 °C is reached, after which the T_{LIM} thermal latch-OFF will occur. Permissible operation within this fold back region is limited to non-repetitive transient events of duration not to exceed 30 seconds (see Figure 9).
- 29. Parameter is guaranteed by design.

TIMING DIAGRAMS




Figure 4. Output Delay Time




Figure 5. Disable Delay Time




Figure 6. Output Switching Time

Overload Condition




Figure 7. Current Limit Blanking Time and Constant-OFF Time

Short-circuit Condition 9.0 I_{SC} Short-circuit Detection Threshold Hard Short Occurs OUT1, OUT2 Tri-stated, SF set Low TIME

Figure 8. Short-circuit Detection Turn-OFF Time $t_{\mbox{\scriptsize FAULT}}$

Nominal Current Limit Threshold




Figure 9. Output Current Limiting Foldback Region

FUNCTIONAL DESCRIPTION

INTRODUCTION

Numerous protection and operational features (speed, torque, direction, dynamic breaking, PWM control, and closed-loop control) make the 33926 a very attractive, cost-effective solution for controlling a broad range of small DC motors. The 33926 outputs are capable of supporting peak DC load currents of up to 5.0 A from a 28 V_{PWR} source. An internal charge pump and gate drive circuitry are provided that can support external PWM frequencies up to 20 kHz.

The 33926 has an analog feedback (current mirror) output pin (the FB pin) that provides a constant-current source ratioed to the active high-side MOSFETs' current. This can be used to provide "real time" monitoring of output current to facilitate closed-loop operation for motor speed/torque control, or for the detection of open load conditions.

Two independent inputs, IN1 and IN2, provide control of the two totem-pole half-bridge outputs. An input invert, INV, changes IN1 and IN2 to \underline{LOW} = true logic. Two different output slew rates are selectable via the SLEW input. Two independent disable inputs, D1 and $\overline{D2}$, provide the means to force the H-Bridge outputs to a high-impedance state (all H-Bridge switches OFF). An EN pin controls an enable function that allows the IC to be placed in a power-conserving Sleep mode.

The 33926 has Output Current Limiting (via Constant OFF-Time PWM Current Regulation), Output Short-circuit Detection with Latch-OFF, and Overtemperature Detection with Latch-OFF. Once the device is latched-OFF due to a fault condition, either of the Disable inputs (D1 or $\overline{D2}$), V_{PWR} , or EN must be "toggled" to clear the status flag.

Current limiting (Load Current Regulation) is accomplished by a constant-OFF time PWM method using current limit threshold triggering. The current limiting scheme is unique in that it incorporates a junction temperature-dependent current limit threshold. This means that the current limit threshold is "reduced to around 4.2 A" as the junction temperature increases above 160 °C. When the temperature is above 175 °C, overtemperature shutdown (latch-OFF) will occur. This combination of features allows the device to continue operating for short periods of time (<30 seconds) with unexpected loads, while still retaining adequate protection for both the device and the load.

FUNCTIONAL PIN DESCRIPTION

POWER GROUND AND ANALOG GROUND (PGND AND AGND)

The power and analog ground pins should be connected together with a very low-impedance connection.

POSITIVE POWER SUPPLY (VPWR)

VPWR pins are the power supply inputs to the device. All VPWR pins must be connected together on the printed circuit board with as short as possible traces, offering as low-impedance as possible between pins.

Transients on V_{PWR} which go below the undervoltage threshold will result in the protection activating. It is essential to use an input filter capacitor of sufficient size and low ESR to sustain a V_{PWR} greater than V_{UVLO} when the load is switched (See 33926 Typical Application Schematic on page 19).

STATUS FLAG (SF)

This pin is the device fault status output. This output is an active LOW open drain structure requiring a pull-up resistor to V_{DD} . The maximum V_{DD} is <7.0 V. Refer to Table 6. Truth Table, page 17 for the SF Output status definition.

INPUT INVERT (INV)

The Input Invert Control pin sets IN1 and IN2 to LOW = TRUE. This is a Schmitt trigger input with $\sim 80 \,\mu\text{A}$ sink; the default condition is non-inverted. If IN1 and IN2 are set so that the current is being commanded to flow through the load attached between OUT1 and OUT2, changing the logic level at INV will have the effect of reversing the direction of current commanded. Thus, the INV input may be used as a "forward/reverse" command input. If both IN1 and IN2 are the same logic level, then changing the logic level at INV will have the effect of changing the bridge's output from freewheeling high to freewheeling low or vice versa.

SLEW RATE (SLEW)

The SLEW pin is the logic input that selects fast or slow slew rate. Schmitt trigger input with $\sim 80~\mu A$ sink so the default condition is SLOW. When SLEW is set to SLOW, PWM-ing should be limited to frequencies less than 11 kHz in order to allow the internal high-side driver circuitry time to fully enhance the high-side MOSFETs.

INPUT 1,2 AND DISABLE INPUT 1,2 (IN1, IN2, AND D1, D2)

These pins are input control pins used to control the outputs. These pins are 3.0 V/5.0 V CMOS-compatible inputs with hysteresis. IN1 and IN2 independently control OUT1 and OUT2, respectively. D1 and $\overline{D2}$ are complementary inputs used to tristate disable the H-Bridge outputs.

When either D1 or $\overline{D2}$ is SET (D1 = logic HIGH or $\overline{D2}$ = logic LOW) in the disable state, outputs OUT1 and OUT2 are both tristate disabled; however, the rest of the device circuitry is fully operational and the supply $I_{PWR(STANDBY)}$ current is reduced to a few mA. Refer to Table 4, Static Electrical Characteristics, page 8.

H-BRIDGE OUTPUT (OUT1, OUT2)

These pins are the outputs of the H-Bridge with integrated freewheeling diodes. The bridge output is controlled using the IN1, IN2, D1, and $\overline{D2}$ inputs. The outputs have PWM current limiting above the I_{LIM} threshold. The outputs also have thermal shutdown (tri-state latch-OFF) with hysteresis as well as short-circuit latch-OFF protection.

A disable timer (time t_B) is incorporated to distinguish between load currents that are higher than the t_{LIM} threshold and short-circuit currents. This timer is activated at each output transition.

CHARGE PUMP CAPACITOR (CCP)

This pin is the charge pump output pin and connection for the external charge pump reservoir capacitor. The allowable value is from 30 to 100 nF. This capacitor must be connected from the CCP pin to the VPWR pin. The device cannot operate properly without the external reservoir capacitor.

ENABLE INPUT (EN)

The EN pin is used to place the device in a Sleep mode so as to consume very low currents. When the EN pin voltage is a logic LOW state, the device is in Sleep mode. The device is enabled and fully operational when the EN pin voltage is in logic HIGH. An internal pulldown resistor maintains the device in Sleep mode in the event EN is driven through a high-impedance I/O, or an unpowered microcontroller, or the EN input becomes disconnected.

FEEDBACK (FB)

The 33926 has a feedback output (FB) for "real time" monitoring of H-Bridge high-side output currents to facilitate closed-loop operation for motor speed and torque control.

The FB pin provides current sensing feedback of the H-Bridge high-side drivers. When running in the forward or reverse direction, a ground-referenced 0.24% of load current is output to this pin. Through the use of an external resistor to ground, the proportional feedback current can be converted to a proportional voltage equivalent and the controlling microcontroller can "read" the current proportional voltage with its analog-to-digital converter (ADC). This is intended to provide the user with only first-order motor current feedback for motor torque control. The resistance range for the linear operation of the FB pin is $100 < R_{FB} < 300 \Omega$.

If PWM-ing is implemented using the disable pin inputs (either D1 or $\overline{D2}$), a small filter capacitor (\sim 1.0 μ F) may be required in parallel with the R_{FB} resistor to ground for spike suppression.

FUNCTIONAL INTERNAL BLOCK DESCRIPTION




Figure 10. 33926 Functional Internal Block Diagram

ANALOG CONTROL AND PROTECTION CIRCUITRY

The on-chip voltage regulator supplies 3.3 V to the internal logic. The charge pump provides gate drive for the H-Bridge MOSFETs. The current and temperature sense circuitry provides detection and protection for the output drivers. Output undervoltage protection shuts down the MOSFETS.

GATE CONTROL LOGIC

The 33926 is a monolithic H-Bridge Power IC designed primarily for any low voltage DC servo motor control application within the current and voltage limits stated for the device. Two independent inputs provide polarity control of two half-bridge totem-pole outputs. Two independent disable inputs are provided to force the H-Bridge outputs to tri-state (high-impedance off-state).

H-BRIDGE OUTPUT DRIVERS: OUT1 AND OUT2

The H-Bridge is the power output stage. The current flow from OUT1 to OUT2 is reversible and under full control of the user by way of the Input Control Logic. The output stage is designed to produce full load control under all system conditions. All protective and control features are integrated into the control and protection blocks. The sensors for current and temperature are integrated directly into the output MOSFET for maximum accuracy and dependability.

FUNCTIONAL DEVICE OPERATION

OPERATIONAL MODES




Figure 11. Operating States

LOGIC COMMANDS AND REGISTERS

Table 6. Truth Table

The tri-state conditions and the status flag are reset using D1 or $\overline{D2}$. The truth table uses the following notations: L = LOW, H = HIGH, X = HIGH or LOW, and Z = High-impedance. All output power transistors are switched off.

| | | In | put Condition | ons | | Status Outputs | | |
|---------------------------|----|----|---------------|-----|-----|----------------|------|------|
| Device State | EN | D1 | D2 | IN1 | IN2 | SF | OUT1 | OUT2 |
| Forward | Н | L | Н | Н | L | Н | Н | L |
| Reverse | Н | L | Н | L | Н | Н | L | Н |
| Free Wheeling Low | Н | L | Н | L | L | Н | L | L |
| Free Wheeling High | Н | L | Н | Н | Н | Н | Н | Н |
| Disable 1 (D1) | Н | Н | Х | Х | Х | L | Z | Z |
| Disable 2 (D2) | Н | Х | L | Х | Х | L | Z | Z |
| IN1 Disconnected | Н | L | Н | Z | Х | Н | Н | Х |
| IN2 Disconnected | Н | L | Н | Х | Z | Н | Х | Н |
| D1 Disconnected | Н | Z | Х | Х | Х | L | Z | Z |
| D2 Disconnected | Н | Х | Z | Х | Х | L | Z | Z |
| Undervoltage Lockout (30) | Н | Х | Х | Х | Х | L | Z | Z |
| Overtemperature (31) | Н | Х | Х | Х | Х | L | Z | Z |
| Short-circuit (31) | Н | Х | Х | Х | Х | L | Z | Z |
| Sleep Mode EN | L | Х | Х | Х | Х | Н | Z | Z |
| EN Disconnected | Z | Х | Х | Х | Х | Н | Z | Z |

- 30. In the event of an undervoltage condition, the outputs tri-state and status flag is SET logic LOW. Upon undervoltage recovery, status flag is reset automatically or automatically cleared and the outputs are restored to their original operating condition.
- 31. When a short-circuit or overtemperature condition is detected, the power outputs are tri-state latched-OFF, independent of the input signals, and the status flag is latched to logic LOW. To reset from this condition requires the toggling of either D1, $\overline{D2}$, EN, or V_{PWR} .




Figure 12. 33926 Power Stage Operation

PROTECTION AND DIAGNOSTIC FEATURES

SHORT-CIRCUIT PROTECTION

If an output short-circuit condition is <u>detected</u>, the power outputs tri-state (latch-OFF) independent of the input (IN1 and IN2) states, and the fault status output flag (SF) is SET to a logic LOW. If the D1 input changes from a logic HIGH to logic LOW, or if the D2 input changes from a logic LOW to logic HIGH, the output bridge will become operational again, and the fault status flag will be reset (cleared) to a logic HIGH state.

The output stage will always switch into the mode defined by the input pins (IN1, IN2, D1, and $\overline{D2}$), provided the device junction temperature is within the specified operating temperature range.

INTERNAL PWM CURRENT LIMITING

The maximum current flow under normal operating conditions should be less than 5.0 A. The instantaneous load currents will be limited to I_{LIM} via the internal PWM current limiting circuitry. When the I_{LIM} threshold current value is reached, the output stages are tri-stated for a fixed time (T_A) of 20 μ s typical. Depending on the time constant associated with the load characteristics, the output current decreases during the tri-state duration until the next output ON cycle occurs.

The PWM current limit threshold value is dependent on the device junction temperature. When -40 $^{\circ}$ C <T $_{J}$ <160 $^{\circ}$ C, I $_{LIM}$ is between the specified minimum/maximum values. When T $_{J}$ exceeds 160 $^{\circ}$ C, the I $_{LIM}$ threshold decreases to 4.2 A. Shortly above 175 $^{\circ}$ C the device overtemperature circuit will detect T $_{LIM}$ and an overtemperature shutdown will occur. This feature implements a graceful degradation of operation before thermal shutdown occurs, thus allowing for intermittent unexpected mechanical loads on the motor's gear-reduction train to be handled.

Important Die temperature excursions above 150 °C are permitted only for non-repetitive durations <30 seconds. Provision must be made at the system level to prevent prolonged operation in the current-foldback region.

OVERTEMPERATURE SHUTDOWN AND HYSTERESIS

If an overtemperature condition occurs, the power outputs are tri-stated (latched-OFF), and the fault status flag (\overline{SF}) is SET to a logic LOW.

To reset from this condition, D1 must change from a logic HIGH to logic LOW, or $\overline{D2}$ must change from a logic LOW to logic HIGH. When reset, the output stage switches ON again, provided that the junction temperature is now below the overtemperature threshold limit minus the hysteresis.

Important Resetting from the fault condition will clear the fault status flag. Powering down and powering up the device will also reset the 33926 from the fault condition.

OUTPUT AVALANCHE PROTECTION

If VPWR were to become an open circuit, the outputs would likely tri-state simultaneously due to the disable logic. This could result in an unclamped inductive discharge. The VPWR input to the 33926 should not exceed 40 V during this transient condition, to prevent electrical overstress of the output drivers. This can be accomplished with a zener clamp or MOV, and/or an appropriately valued input capacitor with sufficiently low ESR (see Figure 13).




Figure 13. Avalanche Protection

TYPICAL APPLICATIONS

INTRODUCTION

A typical application schematic is shown in Figure 14. For precision high current applications in harsh, noisy environments, the V_{PWR} by-pass capacitor may need to be substantially larger.





Figure 14. 33926 Typical Application Schematic


PACKAGING


PACKAGE DIMENSIONS

For the most current package revision, visit <u>www.freescale.com</u> and perform a keyword search using the 98Axxxxxxxxx listed below.



| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA | | L OUTLINE | PRINT VERSION NO | T TO SCALE |
|--|--------------------|--------------|-------------------|------------|
| TITLE: POWER QUAD FLA | E: POWER QUAD FLAT | |): 98ARL10579D | REV: C |
| NON-LEADED PACKAGE (F | CASE NUMBER | 2: 1536−04 | 31 OCT 2006 | |
| 32 TERMINAL, 0.8 PITCH(| (8X8X2.1) | STANDARD: JE | DEC MO-251A ADDB- | 1 |





| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA | | L OUTLINE | INE PRINT VERSION NOT TO SCALE | |
|---|----------------------|--------------------------------|--------------------------------|--------|
| TITLE: POWER QUAD FLAT | | DOCUMENT NO |): 98ARL10579D | REV: C |
| NON-LEADED PACKAGE (P | CASE NUMBER: 1536-04 | | 31 OCT 2006 | |
| 32 TERMINAL, 0.8 PITCH(8X8X2.1) | | STANDARD: JEDEC MO-251A ADDB-1 | | |

ADDITIONAL DOCUMENTATION

THERMAL ADDENDUM (REV 2.0)

Introduction

This thermal addendum is provided as a supplement to the 33926 technical datasheet. The addendum provides thermal performance information that may be critical in the design and development of system applications. All electrical, application, and packaging information is provided in the datasheet.

Packaging and Thermal Considerations

The 33926 is offered in a 32 pin PQFN, single die package. There is a single heat source (P), a single junction temperature (T_{JJ}), and thermal resistance ($R_{\theta,JA}$).

$$\{T_J\} = [R_{\theta JA}] \cdot \{P\}$$

The stated values are solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to, and will not predict the performance of a package in an application-specific environment. Stated values were obtained by measurement and simulation according to the standards listed below.

33926

32-PIN PQFN



PNB SUFFIX 98ARL10579D 32-PIN PQFN 8.0 mm x 8.0 mm

Note For package dimensions, refer to the 33926 data sheet.

STANDARDS

Table 7. Thermal Performance Comparison

| Thermal Resistance | [°C/W] |
|---------------------------------------|--------|
| $R_{\theta JA}^{(1),(2)}$ | 28 |
| $R_{\theta JB}^{(2),(3)}$ | 12 |
| R ₀ JA ^{(1), (4)} | 80 |
| R ₀ JC (5) | 1.0 |

- Per JEDEC JESD51-2 at natural convection, still air condition.
- 2s2p thermal test board per JEDEC JESD51-5 and JESD51-7.
- Per JEDEC JESD51-8, with the board temperature on the center trace near the center lead.
- Single layer thermal test board per JEDEC JESD51-3 and JESD51-5.
- Thermal resistance between the die junction and the exposed pad surface; cold plate attached to the package bottom side, remaining surfaces insulated.




Figure 15. Surface Mount for Power PQFN with Exposed Pads




Figure 16. Thermal Test Board

Device on Thermal Test Board

Material: Single layer printed circuit board

FR4, 1.6 mm thickness

Cu traces, 0.07 mm thickness

Outline: 80 mm x 100 mm board area,

including edge connector for thermal

testing

Area A: Cu heat-spreading areas on board

surface

Ambient Conditions: Natural convection, still air

 $R_{\theta JA}$ is the thermal resistance between die junction and ambient air.

Table 8. Thermal Resistance Performance

| A [mm²] | R _{θJA} [°C/W] |
|---------|-------------------------|
| 0 | 81 |
| 300 | 49 |
| 600 | 40 |




Figure 17. Device on Thermal Test Board $\textbf{R}_{\theta \text{JA}}$




Figure 18. Transient Thermal Resistance $R_{\theta JA}$, 1.0 W Step response, Device on Thermal Test Board Area A = 600 (mm²)

REVISION HISTORY

| Revision | Date | Description |
|----------|---------|---|
| 1.0 | 3/2006 | Updated formatting and technical content throughout entire document. |
| 2.0 | 6/2007 | Updated formatting and technical content throughout entire document |
| 3.0 | 10/2006 | Updated formatting and technical content throughout entire document |
| 4.0 | 12/2006 | Updated formatting and technical content throughout entire document |
| 5.0 | 2/2007 | Updated formatting and technical content throughout entire document |
| 6.0 | 3/2007 | Changed Human Body Model, Charge Pump Voltage (CP Capacitor = 33 nF), No PWM and PWM = 20kHz, Slew Rate = Fast, Output Rise and Fall Time (27) Added second paragraph to Positive Power Supply (VPWR) Added "Low ESR" to 100μF on 33926 Typical Application Schematic |
| 7.0 | 6/2007 | Changed status to Advance Information |
| 8.0 | 4/2009 | Minor corrections and clarifications. |
| 9.0 | 12/2009 | Changed minimum Operating Voltage range from 8.0 to 5.0. |
| 10.0 | 8/2014 | Updated the overall format to new standards with no change to document content Added SMARTMOS to the page 1 description. Added application. Moved the ordering information to page 2 Updated the back page |



How to Reach Us:

Home Page:

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. SMARTMOS is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2014 Freescale Semiconductor, Inc.

Document Number: MC33926

Rev. 10.0 8/2014

